

# *Electronics for the CMS ECAL Readout and Trigger*

J. C. Silva LIP - Nov 2000



# ECAL TPG algorithm

- CRP Study (1995)
- TPG prototype (1996-1998)

•(SB + PB)

•(SB + PB + SYNC BOARD)

•(SB + PB + OB + TTC System + SYNC BOARD)



# ECAL TPG proto SB-PB

• System Board (LIP)

6 ch - 10 bits, 40 Mhz, Trigger data (32 samples)
BS and Self-Test approach, DMA transfer,
PB interface

•Processor Board (LPNHE-X)

- L-Neuro 2
- 6 ch 10 bits (8 + 2 @ 80 MHZ,
- Sum OF 2, SUM MAX Address, Fine Grain Bit



# ECAL TPG proto SB-PB

















## 1998 test Bench Trigger Synchronization Test Setup in 97



# CMS

#### **Differences from previous design:**

- Merge of the 2 circuits.
- 24 Bits Data Bus.
- TTC Control Signals decoded on the BC.
- Internal Accumulator.
- FIFO Transparent Mode with programmable depth.
- Latency Register (Tx\_BC0 > Rx\_BC0 distance).
- **BIST.**



12

Sync TX-RX

**Block Diagram** 





# **SLB TESTER, Block Diagram**



15

- **SR** Controller implementation (DCC) •
- **ROSE 50 interface (Rose100 Design)** •
- **DCC** input port

- **RT link receiver (piggy board)**
- **Embedded LHC structure**







## SYNC 2K

#### • New Version of the SYNC circuit (LIP)

(Design started in September, under test)

- 2 in 1 (ALTERA 1K)
- Accumulator of 1024 bunch xings
- 1 Clock latency (minimum)
- **BIST** (to be implemented)



## **SLB-SYNC 2K**

#### • New Version of the SYNC circuit (LIP)



### 1999-2000 Test Bench

•TTC System

•ECAL Synchronization

•SLB to DCC interface (LVDS)

•ULRT to SLB interface

•SLB to RT link

•JTAG (Scan Bridge)



0



## DCC, ECAL Data Concentrator





(Multimode Fiber)







## **DCC** Partition

•DCC-MB (9U)

Event Builder
DAQ link
Trigger link
CPU-Link
TTC fan-out
MB of the DCC-IF

#### •DCC- IF (6U TB)

•17 channels•SR processor implementation













# SYNC TX and SYNC RX



Ú

28

2 circuits implementation with external RAM to perform accumulator functions

